TO BEGIN WITH ALTERA FPGA KIT

EEP 201, Department of Electrical Engineering, IIT Delhi

1.CIRCUIT DESIGN


2.CIRCUIT SIMULATION

3.PROGRAMMING FPGA

I. Circuit Design


A. New Design Creation

B. Component Selection Process



🎁 MAX+plu	s II - c:\rajat\orgate\a	andg		_ 8 ×
<u>M</u> AX+plus II	File Assign Options	Initialize <u>W</u> indow	Help	
🗋 🖻 🖃	Project	•	58 85 🖹 🖻 🛣 🝯 🖨 🖴	
	<u>N</u> ew			
	<u>O</u> pen	Ctrl+O		
	Delete File			
	Create Ta <u>b</u> le File			
	Execute <u>C</u> ommand Fi Inputs/Outputs	le		
	Hierarchy Project <u>T</u> op	o Ctrl+T		
	MegaWizard Plug-In I	Manager		
	E <u>x</u> it MAX+plus II	Alt+F4		
	Ľ			
			1X+0IUS II	
🗾 Sir	nulator: 🗗 🗆 🗙	📸 andg.scf	Bロメ 該 andg.gdf 日ロメ	
Opens a n	ew file in the Graphic,	. Text, Waveform	n, or Symbol Editor	
🔀 Start	🧭 🎯 🖏 🛛 🧒 MA	X+plus II 👰	ftp://een05287 🛛 📵 Presentation1.ppt 🛛 🗐 chi.ppt [Read-0 🔢 🐻 🍕 💭 🚬 🤧 🧝 🌶	3:17 PM

MAX+plus II - c:\rajat\orgate\andg	_ 8 ×
MAX+plus II <u>File Assign Options Initialize Window H</u> elp	
D ≠ . ⇒ X h C ∽ № ▲ № ⋒ ₽ 2 <i>≝</i> Î E ¥ ≅ @ @	
New Image: Constraint of the constrain	
For Help on this dialog box, press F1	
🏽 Start 🛛 🖉 🍘 🖏 🖉 📾 MAX+plus II 👰 ftp://een05287 📴 Presentation1.ppt 🚇 chi.ppt [Read-0 🛛 🖽 🏹 🏹 💆 💆	3:17 PM




	gn Utilities Options Window Help	.8× .8×
	Enter Symbol X Symbol Name: c:\maxplus2\max2lib\prim* MegaWizard Plug-In Manager Symbol Libraries: c:\rajat\orgate c:\rajat\orgate c:\rajat\orgate c:\maxplus2\max2lib\prim c:\maxplus2\max2lib\prim	
	Directory is: c:\rajat\orgate Symbol Files: and12 and2 and3 and4 and6 and8 band12 band3 Drives Drives Drives Drives Drives	
For Help on this dialog box, press F1		• • 30 PM

I. Circuit Design


C. Adding/Deleting Wires & Moving Components

D. Adding Input & Output Ports



II. Circuit Simulation


A. Fitting the Design to a Component



MAX+plus II - c:\rajat\orgate\andg					
MAX+plus II File Processing Interfaces	Assign Options Window ? 🛆 🗟 👼 🕾 🖄 d		6		
Compiler Database	e Logic			Timing	
Netlist Builder Extractor	Synthesizer	Partitioner	Fitter	SNF Extractor	Assembler
		X			
0		50			100
		~~~~			
	<u>S</u> tart		Stop		
				®	
Simulator: 🗗 🗆 🗶 🔯 a	ndg.scf 🗗 🗆 🗙				
🏽 🕄 🎯 🎒 🐘 MAX+plu	<b>is   </b> 👰 ftp://een05287		pt 📴 chi.ppt [Read-0		🍓 🧱 🍎 3:19 PM

# **II. Circuit Simulation**

B. Creating a Waveform for use with the Simulator



🍘 MAX+plu	s II - c:\rajat\	\orgate\a	ndg								_ 8 ×
<u>M</u> AX+plus II	<u>File E</u> dit <u>V</u> ie	ew <u>N</u> ode	Assign	<u>U</u> tilities	<u>O</u> ptions	<u>W</u> indow	<u>H</u> elp				
🗋 🖻 🖪	in 🕹 👗 🖻		<b>N?</b> 4	🍐 💽 /	6 B I	2 💰 🛛	à a 🛦	🛒 🖪 🖻		📲 👯 🔣 🔍	
A 🚦	andg.gdf - G	iraphic Ec	litor								
A 🔅	式 Untitled	11 - Wave	form Ed	itor							
	Start: 0.0	ns		+ +	End:	1.Ous		Interval:	1.Ous		
	Name:		Value:				50.0ns		100.0ns		
€			Cut								
Q			Сору								
			Paste Delete			L					
■ 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1		_									
1			Insert Not Enter Not		SNE						
<u></u>						1					
	r										
XS	•										
<u> </u>											
📼 Sin	nulator: 🗗		nhas 🛱	scf -	80	xI					
	es and group					_					
	🧭 🧭 🎒							ion1.ppt	chi.ppt [Read-0.	. 84	3:20 PM

			ajat\orgate\andg	_ 8 ×
	plus II 3 🔛		View Node Assign Utilities Options Window Help Participations Republic Rep	
		andg.gdf	- Graphic Editor	
A €		2 CARD	led11 - Waveform Editor	
		Start: [	Enter Nodes from SNF	
		Name:	Node / Group: *	
•			Available Nodes & Groups: Selected Nodes & Groups:	
Q			B (I) A (I)	
			C (Ó) ⊨≥ C (Ó)	
1				
◎ ⑤ ⑥ ⑥ ⑧ ◎ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○				
			Type     Image: Preserve Existing Nodes       Image:	
22 Xo			Image: Market Processor     Image: Market Processor       Image: Market Processor     Image: Market Processor </td <td></td>	
XC			Group Memory Bit	
XG			□ All     □ Memory Word       □K     □ancel	
<u> </u>		_		
	🗾 Sim		문미× Sandg.scf 문미×	
			log box, press F1	
🛃 St	art	🌌 🤭 🗳	🗿 🗌 🍘 MAX+plus II 👰 ftp://een05287 👰 Presentation1.ppt 👰 chi.ppt [Read-0 🛛 🖫 🍕 🚬 🎾	3:21 PM

🍘 M.	AX+plu	s II - c:\rajat\orgate\	andg		_ 8 ×
MAX	+plus II	$\underline{F}ile  \underline{E}dit  \underline{V}iew  \underline{N}ode$	e <u>A</u> ssign <u>U</u> tilities	<u>Options Window H</u> elp	
	2 🔒	🖨 👗 🖻 🛍 🖻	2 💦 🛆 🗞	<b>5 9 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</b>	
A ≫		andg.gdf - Graphic I	Editor		
Æ		式 Untitled11 - Way	veform Editor		
		Start: 0.0ns	+ +	End: 1.0us Interval: 1.0us	
		Name:	Value:	50.0ns 100.0ns	
€		B B	0		
9		<b>□</b> − A	O		
l		-@ C	X		
۵ ۵ 🕅 🗟 👯 🛚 🕅 ۲ – ۲ – 🕅 ۵ 🗭					
$\frac{2}{z}$					
χc		r			
ХG					
Xs					
	🗾 Sin	nulator: 🗗 🗆 🗵	📸 andg.scf	- 리미×	
🋃 S	tart	💋 🏉 🗐 🛛 🧑 💋	X+plus II 🚊	ftp://een05287 📴 Presentation1.ppt 📴 chi.ppt [Read-0 🛛 📴 🍕 🗐 😒 🖅 🎓	3:21 PM

# **II. Circuit Simulation**

C. Running the Simulator and Analyzing the Results

🎲 MAX+plus II - c:\rajat\orgate\andg	_ 8 ×
<u>M</u> AX+plus II <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>N</u> ode <u>Assign</u> <u>U</u> tilities <u>O</u> ptions <u>W</u> indow <u>H</u> elp	
Hierarchy Display 💦 💼 🗠 💦 🚵 📾 😂 🎜 🔝 🍒 🕍 🖆 📾 🖓 🛣 🤶 🖀 🐘 🕄 🔍	
Graphic Editor	
Symbol Editor	
Text Editor Graphic Editor	
Waveform Editor	
<u>Compiler</u> Ins ► End: 1.0us Interval: 1.0us	
Simulator	
Timing <u>Analyzer</u>	
Message Processor	
🔟 – 🗗 C X X X X X X X X X X X X X X X X X X	
Opens the Simulator window or brings it to the foreground	
	2,22,04
🙀 Start 🛛 🧭 🏐 👘 MAX+plus II - c:\raj 👰 ftp://een052874@10.1 📴 Presentation1.ppt 🛛 🗒 👯 💭 🖄 🕮 🍎	3:22 PM

m MAX+plus II - c:\rajat\orgate\andg	_ 8 ×
MAX+plus II File Assign Options Initialize Window Help	
▶ = = 3 + = = > N ▲ ■ = = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2	
🛐 andg.gdf - Graphic Editor	
📉 Untitled11 - Waveform Editor	
Start: D.Ons End: 1.Ous Interval: 1.Ous	
Simulator: Timing Simulation	
Name: IOU.Ons	
Simulation Time: 1.0us	
Cons     End Time: 1.0us	
□ Use Device □ Oscillation 0.0ns	
$\Box \underline{Check Outputs} \qquad \Box \underline{Glitch} \boxed{0.0ns}$	
0 50 100	
Start Pause Stop Open SCF	
📉 andg.scf 🖻 🗆 🗙	
🏽 🔀 Start 📔 🧭 🈂 🖏 🗍 💏 MAX+plus II - c:\raj 👰 ftp://een052874@10.1 👰 Presentation1.ppt 👘 🖓 🖓 🖓 🗐 🎾	3:22 PM

	us II - c:\rajat\		-								_ 8 ×
MAX+plus II		w <u>N</u> ode <u>A</u> s		Options <u>W</u> ind							
	1 🖨 👗 🖻		? 🛆 🗟 🕯	5 \Lambda 🖄 🖉		a 🖬 🕯				RQ	
										_	
A Đ	💫 andg.gdf - G	raphic Edito	ſ							≤l	
Æ	式 andg	.scf - Wave	form Editor								
	Start:	0.Ons	+	🔸 End: 1	.Ous		Interval:	1.Ous			
	Name:		Value:	880.0	ns 900.0ns	920.0ns	940.0ns	s 960.0r	ns 980.0n	s 1.C	
<b>€</b>	<b>—</b> B	_	0								
$\Theta$	<b>—</b> A		1								
	<b>-</b> @ C		0								
<u>.</u>											
®®88888888888888888888888888888888888											
XS	•										
🚮 Start	🗹 🏉 🗊 🛛	MAX+D	lus II - c:\rai		n052874@10.1	[ 📴] Pre	esentation1	.ppt	1 184	2 🛯 😤 🖅 🌶	3:26 PM
		,								···· / //	

#### **3.PROGRAMMING FPGA**

**A.SELECTING THE CHIP** 

🙀 MAX+plus II - c:\rajat\orgate\andg - [andg.gdf - Graphic Editor]	l ×
💑 MAX+plus II _File _Edit _View _Symbol _Assign _Utilities _Options _Window _Help	Ν×
	<b>▼</b>
Assigns logic in the current project to one or more devices	
😹 Start 🛛 🖉 🍪 🗊 MAX+plus II - c:\rajat 📴 Microsoft PowerPoint - [Pr 📴 🖓 🖓 🖓 🖓 🖓 🖄 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓	РМ

<b>∰ MAX+plus II</b>		a <mark>ndg - [andg.gdf - 6</mark> Symbol <u>A</u> ssign <u>U</u> tiliti	iraphic Editor] es <u>O</u> ptions <u>W</u> indow <u>H</u>	elp				_ 8 ×
	) 👗 🖻 🛃 🖻	ା 💦 🛆 🗟 👼	🖻 🖄 📕 🖹 🛋	à 🗹 🖻		🖀 🗛 Arial		12 🔻 🛛
A A C C andg@29	228 ₂ Д	Device Top of Hierarchy: c:\r Device Eamily: FLEX Devices: EPF10K30RI240-4 EPF10K30BC356-4 EPF10K30BC356-3 EPF10K70RC240-4 Show Only Fastes	ajat\orgate\andg.gdf 10K		K Auto Device Device Options Migration Device Edit Chips >>	-		
**		Maintain Current S	ynthesis Regardless of Dev	vice or Speed	<u>G</u> rade Changes			- <b>-</b>
	nis dialog box, pr	ess F1						<u> </u>
🛃 Start 🛛 🏹	🧭 🗐 🛛 🧒 M/	AX+plus II - c:\raj	Qitp://een052874@10	.1 📴 Pre	sentation1.ppt	234:20	22 🥠	3:27 PM

#### **3.PROGRAMMING FPGA**


**B.ASSIGNING PIN LOCATIONS** 

🎲 MAX+plus II - c:\rajat\orgate\andg - [andg.gdf - Graphic Editor]			_ 8 ×		
💑 MAX+plus II Eile Edit View Symbol Assign Utilities Options Window Help			_ 8 ×		
D C#       B       B       C       Device         Pin/Location/Chip       Iming Requirements		🖀 Arial 💌	12 🗸 🚺		
A       Clique         Logic Options       Probe         Connected Pins       Connected Pins         Local Routing       Local Routing         andg@29a       B       B         Global Project Device Options       Global Project Parameters         Global Project Timing Bequirements       Global Project Logic Synthesis         Image: Convert Obsolete Assignments       Back-Annotate Project	> C andg@14				
			<b>▼</b>		
Assigns selected logic function(s) to a specific chip, and/or to a pin or location within a chip					
🙀 Start 📗 🧭 🈂 🗐 🗍 🍘 MAX+plus II - c:\raj 👰 ftp://een052874@10.1.		B(Q > 20	3:27 PM		

	e <mark>\andg - [andg.gdf - Graphic Editor]</mark> Symbol <u>A</u> ssign <u>U</u> tilities <u>O</u> ptions <u>W</u> indow <u>H</u> elp		8×
A andg@282 A andg@295 B A A A A A A A A A A A A A	Pin/Location/Chip         Top of Hierarchy:       c:\rajat\orgate\andg.gdf         Node Name:       A         Chip Name:       andg         Chip Resource       Pin Type (Only for Special Cases):         Pin:       28       Pin Type (Only for Special Cases):         C LC/IOC/EC       Image: Column:       Image: Column:         C LAB/EAB:       Image: Column:       Image: Column:	<u>Ω</u> K <u>Cancel</u> <u>Search</u> Assign Device       Show Buried       Assignments	
<u>•**•</u>	Existing Pin/Location/Chip Assignments: A > chip = andg; Input Pin = 28 B > chip = andg; Input Pin = 29 C > chip = andg; Output Pin = 14	So <u>t</u> By Node Name Assignment <u>Change</u> <u>D</u> elete	
For Help on this dialog box,	press F1 MAX+plus II - c:\rajat	2:4	▶ 16 PM

#### **3.PROGRAMMING FPGA**

**C.PROGRAMMING THE FPGA CHIP** 



🍿 MAX+plus II - c:\rajat\orgate	e\andg	
MAX+plus II File JTAG FLEX		
D 🖻 E 😹 k h C	N A R B B B # A R B	
💦 andg.gdf - Graphic	Editor	
n Programmer	<u>-0×</u>	<u> </u>
Examine	Program Verify	
Program	■ Security Bit	
⊻erify	Multi-Device JTAG Chain	
E <u>x</u> amine	(1 Programming File)	
Blank-Check		
<u>C</u> onfigure		
		®
Test		
<u></u>	50 100	
Stop	Ope <u>n</u> SCF	
🏦 Start   💋 🏈 🖏   🗰 N	IAX+plus II - c:\rajat	2:46 PM