



Background

> Main memory \rightarrow fast, relatively high cost, volatile

> Secondary memory \rightarrow large capacity, slower, cheaper than main memory and is usually non volatile

The CPU fetches instructions/data of a program from memory; therefore, the program/data must reside in the main (RAM and ROM) memory

➢ Multiprogramming systems → main memory must be subdivided to accommodate several processes

This subdivision is carried out dynamically by OS and known as memory management

Issues in Memory Management

Relocation: Swapping of active process in and out of main memory to maximize CPU utilization

Process may not be placed back in same main memory region!

Ability to relocate the process to different area of memory

Protection: Protection against unwanted interference by another process

Must be ensured by processor (hardware) rather than OS

Sharing: Flexibility to allow several process to access the same portions of the main memory

4

Efficiency: Memory must be fairly allocated for high processor utilization, Systematic flow of information between main and secondary memory

EEL 358



Binding of Instructions and Data to Memory

Address binding of instructions and data to *memory addresses* can happen at three different stages

Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes

Load time: Must generate relocatable code if memory location is not known at compile time

➤ Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another → most general purpose OS

6

Logical Vs Physical Address Space

Each logical address is bound to physical address space;

 Logical address – generated by the CPU; also referred to as virtual address

Physical address – address seen by the memory unit

Logical and physical addresses ;

- Same in compile-time and load-time address-binding schemes
- Differ in execution-time address-binding scheme
- Logical address ↔ Virtual address





Routine is not loaded until it is called

➢ Better memory-space utilization → unused routine is never loaded

Useful to handle infrequently occurring cases, e.g. error handling routines

9

No special support from the OS required implemented through user program design

Memory Partitioning

Two schemes – used in several variations of now-obsolete OS

Fixed Partitioning: OS occupies fixed portion of main memory, rest available for multiple processes. Two alternatives;

- Equal size fixed partitions \rightarrow any process \leq partition size can be loaded
- Unequal size partitions \rightarrow several unequal size partitions, process of matching sizes



Unequal-Size Partitions

Assign each processes the smallest partition to which it will fit

> Advantages:

- Process are always assigned in such a way as to minimize wasted memory within a partition \rightarrow internal fragmentation
- Relatively simple and require minimal OS software and overhead

Disadvantages:

- Limitations on the active number of processes, number of partitions specified at system generation time
- Small jobs cannot utilize partition space efficiently; In most cases it is an inefficient technique

Placement Algorithm with Partitions

- Equal-size partitions
 - Because all partitions are of equal size, it does not matter which partition is used
- Unequal-size partitions
 - Can assign each process to the smallest partition within which it will fit
 - Queue for each partition size
 - Processes are assigned in such a way as to minimize wasted memory within a partition



Dynamic Partitioning

Developed to address the drawbacks of fixed partitioning

Partitions of variable length and number; Process in bought into main memory, it is allocated exactly as much memory as it requires

Leaves Holes

- First at the end \rightarrow eventually lot of small holes
- Memory becomes more fragmented with time, *memory utilization* \downarrow

External Fragmentation

Memory that is external to all partitions becomes increasingly fragmented

Compaction

- Used to overcome external fragmentation
- OS shifts processes so that free memory is together in one block
- Compaction requires use of dynamic relocation capability
- Time consuming procedure and <u>wasteful</u> of processor time

EEL 358







Placement Algorithms

- Which of the above approaches is the best? Process Size/Sequence, General Comments
 - First-Fit \rightarrow Simplest, usually the best and fastest
 - Next-Fit → Slightly worst results with next fit Compaction may be more frequently required
 - Best-Fit→ Usually the worst performer; main memory is quickly littered by blocks too small to satisfy memory allocation requests
 - Compaction more frequently than other algorithms

Buddy System

Drawbacks

- Fixed partitioning: Limits number of active process, inefficient if poor match between partition and process sizes
- Dynamic Partitioning: Complex to maintain, includes the overhead of compaction
- Compromise may be the Buddy System Entire space available is treated as a single block of 2^U
- If a request of size s such that 2^{U-1} < s ≤ 2^U, entire block is allocated
 - Otherwise block is split into two equal buddies
 - Process continues until smallest block greater than or equal to s is generated

Buddy System - Example

Initial block size 1 MB; First request A is for 100 KB

1 Mbyte block		1	М		
equest 100 K	A = 128 K 128 K	256 K	512 K		
equest 240 K	A = 128 K 128 K	B = 256 K	512 K		
Request 64 K	$A = 128 \text{ K} \text{ C} = 64 \text{ K} \frac{64 \text{ K}}{64 \text{ K}}$	B = 256 K	512 K		
equest 256 K	$A = 128 \text{ K} \text{ C} = 64 \text{ K} \frac{64 \text{ K}}{64 \text{ K}}$	B = 256 K	D = 256 K	256 K	
Release B	A = 128 K C = 64 K 64 K	256 K	D = 256 K	256 K	
Release A	128 К С=64 К 64 К	256 K	D = 256 K	256 K	
Request 75 K	E = 128 K C = 64 K 64 K	256 K	D = 256 K	256 K	
Release C	E = 128 K 128 K	256 K	D = 256 K	256 K	
Release E	512 K		D = 256 K	256 K	
Release D	1 M				
. 358					





Paging

\succ Partitioning main memory \rightarrow small equal fixed-size chunks

- Each process is divided into the same size chunks \rightarrow pages
- Chunks of memory \rightarrow frames or page frames

Advantages

- No external fragmentation
- Internal fragmentation \rightarrow only a fraction of last page of a process

OS maintains a page table for each process

- Contains frame location for each page in the process
- Memory address \rightarrow a page number, a offset within the page
- Processor hardware \rightarrow logical-to-physical address translation

Paging - Example

Assignment of process pages to free frames

	Frame number Main memory 0 1 2	Main memory 0 A.0 1 A.1 2 A.2 3 A.3 4	Main memory 0 A.0 1 A.1 2 A.2 3 A.3 4 B.0 5 B.1 6 B.2 7 8 9 10 11 12	
	13 14 (a) Fifteen Available Frames	13 14 5 (b) Load Process A	13 14 (c) Load Process B	
EEL 358				24

Paging - Example

Assignment of process pages to free frames.



Paging - Example +

Data structures for page tables at time epoch (f)



Paging - Example

- Convenience in Paging scheme
 - Frame size \rightarrow power of 2
 - Relative address (*wrt* origin of program) and the logical address (page # and offset) are same
 - Example 16 bit address, page size \rightarrow 1K or 1024 bytes
 - Maximum 64 (2⁶) pages of 1K bytes each

> Advantages

- Logical addressing \rightarrow transparent to programmer, assembler, linker
- Relatively easy to implement a function to perform dynamic address translation at run time





Paging - Example

Logical-to-physical address translation in Paging



Implementation of Page Table

- Different methods of storing page tables, OS dependent
- > Pointer to page table \rightarrow PCB
- Hardware implementation of page tables
 - Page table \rightarrow Set of dedicated high speed registers, Simplest
 - Suitable for small page table sizes, Usually very large requirements
- Page table is kept in main memory
 - Page-table base register (PTBR) points to the page table
 - Two memory access, page table and other for data/instruction
 - Memory access slowed by a factor of two
- Solution to the two memory access problem
 - Usage of a special fast-lookup hardware cache called <u>associative memory</u> or <u>translation look-aside buffers</u> (TLBs)
 - TLB contains Page # → Frame #, Small # of TLB entries (64-1024)



Shared Pages

Shared code

- One copy of read-only (reentrant) code shared among processes, *e.g.* text editors, compilers
- Shared code must appear in same location in the logical address space of all processes

Private code and data

- Each process keeps a separate copy of the code and data
- The pages for the private code and data can appear anywhere in the logical address space



- Memory-management scheme that supports user view of memory
- > Program \rightarrow Collection of segments (name and length)
- Complier automatically constructs segments reflecting input program
- Example A C complier might create separate segments for the following

	main program,	
	procedure,	
	function,	
	object,	
	local variables, global variables,	
	common block,	
	stack,	
	symbol table, arrays	
EEL 358		35

The program/process and its associated data is divided into a number of segments

All segments of all programs do not have to be of the same length

There is a maximum segment length

Addressing consist of two parts - a segment number and an offset

Since segments are not equal, segmentation is similar to dynamic partitioning









- Compared to dynamic partition, segmentation program may occupy more than one partition and these partitions need not be contiguous
- Segmentation *eliminates* the need for *internal fragmentation* but like dynamic partitioning it suffers from external fragmentation
- Process is broken in small pieces, the external fragmentation is less with segmentation than dynamic partition
- Paging is invisible to the programmer, segmentation is usually visible

EXAMPLE: Logical Addresses.

EXAMPLE:

Logical-to-physical address translation in Segmentation

Hierarchical Page Tables

- Most systems support a large logical address space
 - 2³² 2⁶⁴, page table itself becomes excessively large
- Break up the logical address space into multiple page tables
- > A simple technique is a two-level page table

Two-Level Paging Example

- A logical address (32-bit machine with 4K page size) is divided into:
 - a page number consisting of 20 bits
 - a page offset consisting of 12 bits
- Since the page table is paged, page number is further divided into:
 - a 10-bit page number
 - a 10-bit page offset
- Thus, a logical address is as follows:

page number			page offset		
<i>p</i> i		<i>p</i> ₂	d		
	10	10	12		

where p_i is an index into the outer page table, and p_2 is the displacement within the page of the outer page table

